

#### **Embedded Operating System**

Che-Wei Chang [chewei@mail.cgu.edu.tw](mailto:chewei@mail.cgu.edu.tw) Department of Computer Science and Information Engineering, Chang Gung University



## **Hard Drive Storage**

## **Moving-Head Disk Mechanism**





## **Disk Structure**

- **Constant Linear Velocity (CLV)** 
	- The outermost track typically hold 40 percent more sectors than the innermost track
	- The drive increases its rotation speed as the head moves from the outer to the inner tracks
	- The same rate of data moving is kept
	- CD and DVD adopt this approach
- ▶ Constant Angular Velocity (CAV)
	- All tracks have the same number of sectors
	- Tracks have different densities of sectors
	- The same rate of data moving is kept
	- HD adopts this approach







# **Disk Scheduling**

- The disk I/O request specifies several pieces of information:
	- Whether this operation is input or output
	- What the disk address for the transfer is
	- What the memory address for the transfer is
	- What the number of sectors to be transferred is
- When there are multiple request pending, a good disk scheduling algorithm is required
	- Fairness: which request is the most urgent one
	- Performance: sequential access is preferred





## **Magnetic Disk Performance**

- Access Latency = Average access time = average seek time + average rotation latency
	- For fast disk  $3ms + 2ms = 5ms$
	- For slow disk  $9ms + 5.56ms = 14.56ms$
- Average I/O time = average access time  $+$  (amount to transfer / transfer rate) + controller overhead



## **FCFS Scheduling**

- ▶ FCFS: first come, first serve
- **FCFS** scheduling is fair but might with low throughput

queue = 98, 183, 37, 122, 14, 124, 65, 67 head starts at 53





## **SSTF Scheduling**

- SSTF: shortest seek time first
- SSTF scheduling serves the request with shortest seek time





## **SCAN Scheduling**

SCAN scheduling (also called the elevator algorithm) starts at one end and moves toward the other end



## **C-SCAN Scheduling**

▶ C-SCAN (Circular SCAN) scheduling starts at only one end and provides a more uniform wait time than SCAN scheduling





# **LOOK and C-LOOK Scheduling**

- **LOOK** scheduling starts at one end and moves toward the other end, and looks for a request before continuing to move in a given direction
- ▶ C-LOOK scheduling starts at only one end, and looks for a request before continuing to move in a given direction
- Arm only goes as far as the last request in each direction, then reverses direction immediately, without first going all the way to the end of the disk



#### Examples of C-SCAN and C-LOOK





## **Disk Management**

- ▶ Low-level formatting, or physical formatting Dividing a disk into sectors that the disk controller can read and write
	- Each sector can hold header information, plus data, plus error correction code (ECC)
	- Usually 512 ~ 4K bytes of data but can be selectable
- Partition the disk into one or more groups of cylinders, each treated as a logical disk
- **Logical formatting making a file system** 
	- To increase efficiency most file systems group blocks into clusters
		- Disk I/O done in blocks
		- File I/O done in clusters
- Raw disk access for apps that want to do their own block management, keep  $\overline{OS}$  out of the way (databases for example)



## **Bad Blocks**

- A bad block: some bits of data in the block is corrupted
- Soft error: a bad block can be recovered by ECC
- Hard error: a bad block results in lost data
- ▶ Spared sectors are for bad block replacement
	- For example, one spared sector per 100 normal sector, let 97th block is a bad block
	- Sector sparing:
		- Use the spared sector to replace the 97<sup>th</sup> block
	- Sector slipping:
		- 97→98, 98→99, 99→100, 100→spared sector





# **Flash-Memory Storage**

Reference: Prof. Tei-Wei Kuo, NTU and Dr. Yuan-Hao Chang, Academia Sinica

### **Trends - Market and Technology**

#### ▶ Diversified Application Domains

- Portable Storage Devices
- Consumer Electronics
- Industrial Applications
- ▶ Competitiveness in the Price
	- Dropping Rate and the Price Gap with HDDs
- ▶ Technology Trend over the Market
	- Improved density
	- Degraded performance
	- Degraded reliability

![](_page_15_Picture_12.jpeg)

#### **Trends - Storage Media**

![](_page_16_Figure_1.jpeg)

Source: Richard Lary, The New Storage Landscape: Forces shaping the storage economy, 2003.

![](_page_16_Picture_4.jpeg)

## **NOR and NAND Flash**

- NAND accesses each cell through adjacent cells, while NOR allows for individual access to each cell
- The cell size of NAND is almost half the size of a NOR cell

![](_page_17_Figure_3.jpeg)

![](_page_17_Figure_4.jpeg)

![](_page_17_Picture_5.jpeg)

![](_page_18_Figure_0.jpeg)

![](_page_18_Picture_2.jpeg)

#### **System Architectures for Flash** Management

![](_page_19_Figure_1.jpeg)

![](_page_19_Picture_3.jpeg)

# **Flash-Memory Characteristics**

#### Write-Once

- No writing on the same page unless its residing block is erased
- Pages are classified into valid, invalid, and free pages
- ▶ Bulk-Erasing
	- Pages are erased in a block unit to recycle used but invalid pages

![](_page_20_Picture_6.jpeg)

▶ Wear-Leveling

◦ Each block has a limited lifetime in erasing counts

![](_page_20_Picture_10.jpeg)

## **Page Write and Block Erase**

![](_page_21_Figure_1.jpeg)

![](_page_21_Picture_3.jpeg)

#### **Out-Place Update**

![](_page_22_Figure_1.jpeg)

**Suppose that we want to update data A and B…**

![](_page_22_Figure_3.jpeg)

![](_page_22_Picture_5.jpeg)

# **Garbage Collection (1/3)**

![](_page_23_Figure_1.jpeg)

This block is to be recycled (3 live pages and 5 dead pages)

![](_page_23_Figure_3.jpeg)

![](_page_23_Picture_4.jpeg)

## **Garbage Collection (2/3)**

![](_page_24_Figure_1.jpeg)

![](_page_24_Picture_3.jpeg)

# **Garbage Collection (3/3)**

![](_page_25_Figure_1.jpeg)

The block is then erased

Overheads: •live data copying •block erasing

> A live page A dead page A free page

![](_page_25_Picture_5.jpeg)

### Wear-Leveling

![](_page_26_Figure_1.jpeg)

Wear-leveling might interfere with the decisions of the blockrecycling policy

A live page A dead page A free page

![](_page_26_Picture_5.jpeg)

## **Flash Translation Layer**

![](_page_27_Figure_1.jpeg)

\*FTL: Flash Translation Layer, MTD: Memory Technology Device

![](_page_27_Picture_4.jpeg)

## **Policies - FTL**

**FTL** adopts a page-level address translation mechanism

![](_page_28_Figure_2.jpeg)

![](_page_28_Picture_3.jpeg)

![](_page_28_Picture_4.jpeg)

# Policies - NFTL (Type 1)

 A logical address under NFTL is divided into a virtual block address and a block offset, e.g., LBA=1011 => virtual block address (VBA) =  $1011 / 8$  = 126 and block offset  $= 1011 %$  8 = 3

![](_page_29_Figure_2.jpeg)

![](_page_29_Picture_4.jpeg)

# Policies - NFTL (Type 2)

 A logical address under NFTL is divided into a virtual block address and a block offset, e.g., LBA=1011 => virtual block address (VBA) =  $1011 / 8$  = 126 and block offset  $= 1011 %$  8 = 3

![](_page_30_Figure_2.jpeg)

![](_page_30_Picture_4.jpeg)

#### **Challenges and Research Topics of Flash Memory Designs**

- Performance
	- Reduce the overheads of Flash management
	- Reduce the access time to data
	- Reduce the garbage collection time
- **Reliability** 
	- Error correcting codes
	- Log systems
- Endurance
	- Dynamic wear-leveling
	- Static wear-leveling

![](_page_31_Picture_12.jpeg)

## **3D Flash Memory**

- ▶ 3D flash memory provides a good chance to further scale down the feature size and to reduce the bit cost.
	- Deliver very large storage space
	- Worsen program disturbance

![](_page_32_Figure_4.jpeg)

![](_page_32_Picture_6.jpeg)

![](_page_33_Figure_0.jpeg)

Department of Computer Science and Information Engineering, Chang Gung University

34

# **Phase Change Memory (PCM)**

- PCM is a non-volatile memory (NVRAM)
- PCM employs a reversible phase change in materials to store information.
- PCM exploits differences in the electrical resistivity of a material in different phases

![](_page_34_Figure_4.jpeg)

**Time** 

![](_page_34_Picture_6.jpeg)

![](_page_34_Picture_8.jpeg)

#### **PCM Cell Array and Characteristics**

**BI** 

Phase change material

electrode

heater

isolator

**WI** 

- Pros of PCM
	- Non-volatility
	- Bit-addressability
	- High scalability
	- No dynamic power
- Cons of PCM (compared to DRAM)
	- Low performance on writes
	- High energy consumption on writes
	- Low endurance

The read and write (SET and RESET) operations of a PCM cell require different current and voltage levels on the bitline, and take different amount of time to complete.

![](_page_35_Picture_11.jpeg)

# PCM as Main Memory (1/2)

- Take advantage of its scalability and byte-addressability
- Challenges
	- Limited PCM endurance
	- Asymmetric read/write performance

![](_page_36_Figure_5.jpeg)

System with PCM

System with hybrid memory : DRAM as cache

![](_page_36_Picture_8.jpeg)

# PCM as Main Memory (2/2)

- Take advantage of its non-volatility and byte-addressability
- Challenges:
	- What data should be in DRAM
	- What data should be in PCM
	- How to reuse data after power-off

![](_page_37_Figure_6.jpeg)

## **PCM as Storage**

- Take advantage of its non-volatility and high performance
- Challenges
	- Modern file systems have been built around the assumption that persistent storage is accessed via block-based interface
	- How to exploit its properties of persistent, byte-addressable memory

![](_page_38_Figure_5.jpeg)

System with PCM

![](_page_38_Picture_8.jpeg)

## **PCM as Storage Class Memory**

- ▶ IBM first proposed the idea of Storage Class Memory (SCM)
- **PCM** is the candidate of SCM
- ▶ SCM blurs the distinction between
	- Memory (fast, expensive, volatile) and
	- Storage (slow, cheap, non-volatile)

![](_page_39_Figure_6.jpeg)

40

# **Issues of Using PCM**

- **Write asymmetry** 
	- Reset
		- High instant power with short time
	- Set
		- Low power with long time
- ▶ Write latency
- ▶ Endurance issue

![](_page_40_Figure_8.jpeg)

![](_page_40_Picture_69.jpeg)

![](_page_40_Picture_11.jpeg)

### **Write Reduction Approaches**

- ▶ Data-Comparison Write (DCW)
	- Read the old (stored) data
	- Do comparison with the new data
	- Skip any bit write if it is not needed

#### Coset Coding

- Provide a one-to-many mapping for each data word to a (co)set of vectors
- Choose the vector with the minimum overhead for each write

![](_page_41_Picture_8.jpeg)

## **Write Reduction on PCM**

- **Big/massive data applications demand extremely large main** memory space for better performance
- **PCM** with low leakage power and high density is a promising candidate to replace DRAM
- Write endurance and latency are critical for using PCM
- Exiting studies improve the write mechanism to handle given write patterns on PCM
- Why don't we improve fundamental data structures directly so as to generate more suitable write patterns for PCM

![](_page_42_Picture_7.jpeg)

#### **Four Types of AVL Tree Rotations**

![](_page_43_Figure_1.jpeg)

![](_page_43_Picture_3.jpeg)

#### **Relation among Nodes in an RR Rotation**

Befotter RR Rotation

![](_page_44_Figure_2.jpeg)

![](_page_44_Picture_4.jpeg)

#### **Relation Binding of Tree Nodes**

![](_page_45_Picture_1.jpeg)

![](_page_45_Picture_3.jpeg)

#### **Depth-First-Alternating Traversal** (DFAT)

A systematic approach for indexing all nodes, where nodes having stronger relations will be assigned closer indexes

![](_page_46_Figure_2.jpeg)

![](_page_46_Picture_4.jpeg)

## **Leveraging Gray Code on DFAT**

 Gray code: An ordering of the binary numeral system such that two successive values have the shortest distance (differ in only one bit)

![](_page_47_Figure_2.jpeg)

#### An Example of Running DFAT with **Gray Code**

![](_page_48_Figure_1.jpeg)

![](_page_48_Picture_3.jpeg)